Wednesday, January 4, 2012

Define drain-current conditions when calculating power for multi-core SoCs - EE Times


Define drain-current conditions when calculating power for multi-core SoCs
EE Times
The automotive electronics meant for safety applications are increasingly implementing multi-CPU architectures with on-chip redundancy to safeguard applications using minimal software overhead. On one hand, having on-chip redundancy is good for safety ...